
Printed by EAST

UserID: AThompson

Computer: WS10531

Date: 12/14/1999

Time: 09:03

| | Total | USPAT | USOCR | EPO | JPO | Derwent |
|---|-------|-------|-------|-----|-----|---------|
| 1 | 133 | | | | | |
| 2 | 133 | | | | | |

Search Terms

95/500.17"

95/500.17".CCLS.

WEST[Help](#)[Logout](#)[Main Menu](#)[Search Form](#)[Posting Counts](#)[Show S Numbers](#)[Edit S Numbers](#)**Search Results -**

| Term | Documents |
|--------------------|-----------|
| ASIC.USPT. | 6147 |
| ASICS.USPT. | 2122 |
| (9 AND ASIC).USPT. | 143 |

Database: [US Patents Full-Text Database](#)**Refine Search:**

19 and asic

Search History

| <u>DB Name</u> | <u>Query</u> | <u>Hit Count</u> | <u>Set Name</u> |
|----------------|--|------------------|-----------------|
| USPT | 19 and asic | 143 | <u>L10</u> |
| USPT | (multiplexor or mux) and fpga | 328 | <u>L9</u> |
| USPT | multiplexor and fpga | 61 | <u>L8</u> |
| USPT | 16 and multiplexor | 13 | <u>L7</u> |
| USPT | fpga and asic | 583 | <u>L6</u> |
| USPT | fpga and aic | 9 | <u>L5</u> |
| USPT | fpga and asla | 1 | <u>L4</u> |
| USPT | 12 and interconnect and routing | 141 | <u>L3</u> |
| USPT | 11 and multiplex\$ | 284 | <u>L2</u> |
| USPT | fpga and application specific and integrated circuit | 476 | <u>L1</u> |

WEST[Help](#)[Logout](#)[Main Menu](#)[Search Form](#)[Posting Counts](#)[Show S Numbers](#)[Edit S Numbers](#)**Search Results -**

| Term | Documents |
|----------------------|-----------|
| TRIMBERGER.USPT. | 179 |
| TRIMBERGERS | 0 |
| TRIMBERGER.IN..USPT. | 62 |

Database:

Refine Search:

Search History

| <u>DB Name</u> | <u>Query</u> | <u>Hit Count</u> | <u>Set Name</u> |
|----------------|--|------------------|-----------------|
| USPT | trimberger.in. | 62 | <u>L12</u> |
| USPT | 5083083.pn. | 1 | <u>L11</u> |
| USPT | l9 and asic | 143 | <u>L10</u> |
| USPT | (multiplexor or mux) and fpga | 328 | <u>L9</u> |
| USPT | multiplexor and fpga | 61 | <u>L8</u> |
| USPT | l6 and multiplexor | 13 | <u>L7</u> |
| USPT | fpga and asic | 583 | <u>L6</u> |
| USPT | fpga and aic | 9 | <u>L5</u> |
| USPT | fpga and asla | 1 | <u>L4</u> |
| USPT | l2 and interconnect and routing | 141 | <u>L3</u> |
| USPT | l1 and multiplex\$ | 284 | <u>L2</u> |
| USPT | fpga and application specific and integrated circuit | 476 | <u>L1</u> |

WEST

[Help](#)
[Logout](#)
[Main Menu](#)
[Search Form](#)
[Posting Counts](#)
[Show S Numbers](#)
[Edit S Numbers](#)

Search Results -

| Term | Documents |
|---------------------------|-----------|
| MULTIPLEXOR.USPT. | 4755 |
| MULTIPLEXORS.USPT. | 1645 |
| (6 AND MULTIPLEXOR).USPT. | 13 |

Database: US Patents Full-Text Database
Refine Search:

16 and multiplexor

Search History

| <u>DB Name</u> | <u>Query</u> | <u>Hit Count</u> | <u>Set Name</u> |
|----------------|--|------------------|-----------------|
| USPT | 16 and multiplexor | 13 | <u>L7</u> |
| USPT | fpga and asic | 583 | <u>L6</u> |
| USPT | fpga and aic | 9 | <u>L5</u> |
| USPT | fpga and asla | 1 | <u>L4</u> |
| USPT | 12 and interconnect and routing | 141 | <u>L3</u> |
| USPT | 11 and multiplex\$ | 284 | <u>L2</u> |
| USPT | fpga and application specific and integrated circuit | 476 | <u>L1</u> |